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ABSTRACT Computationally expensive applications, including machine learning, chemical simulations,
and financial modeling, are promising candidates for noisy intermediate scale quantum (NISQ) computers. In
these problems, one important challenge is mapping a quantum circuit onto NISQ hardware while satisfying
physical constraints of an underlying quantum architecture. Quantum circuit compilation (QCC) aims to
generate feasible mappings such that a quantum circuit can be executed in a given hardware platform with
acceptable confidence in outcomes. Physical constraints of a NISQ computer change frequently, requiring
QCC process to be repeated often. When a circuit cannot directly be executed on a quantum hardware due
to its physical limitations, it is necessary to modify the circuit by adding new quantum gates and auxiliary
qubits, increasing its space and time complexity. An inefficient QCCmay significantly increase error rate and
circuit latency for even the simplest algorithms. In this article, we present artificial intelligence (AI)-based
and heuristic-based methods recently reported in the literature that attempt to address these QCC challenges.
We group them based on underlying techniques that they implement, such as AI algorithms including
genetic algorithms, genetic programming, ant colony optimization and AI planning, and heuristics methods
employing greedy algorithms, satisfiability problem solvers, dynamic, and graph optimization techniques.
We discuss performance of each QCC technique and evaluate its potential limitations.
INDEX TERMS Artificial intelligence (AI), noisy intermediate scale quantum (NISQ), quantum algo-
rithms, quantum circuit compilation (QCC), quantum circuit mapping, quantum computing.
I. INTRODUCTION
Quantum computing is an emerging computing paradigm
that possesses the potential of bringing efficient solutions to
many modern problems that are otherwise computationally
overwhelming for classical computers. Noisy intermediate-
scale quantum (NISQ) technology is increasingly accessible
to the scientific community, bringing advantages of quantum
hardware to a range of important tasks. However, reliability
of current quantum computers is a serious challenge that
stems from the impact of environmental hardware noise on
quantum operations, and hence may result in loss of infor-
mation.
Major global industry players, such as IBM [1],
Google [2], Intel [3], and Rigetti [4], have implemented
NISQ architectures, each with geometric limitations (e.g.,
lack of full connectivity among qubits), quantum gate
constraints (e.g., insufficient number of qubits), decoherence
limitations (e.g., qubits losing their state over time), and
error rates varying in time.
Computationally expensive applications, such as machine
learning, chemical simulations, and financial modeling, are
only some of the promising candidates for NISQ computers.
One important challenge is mapping a quantum algorithm
onto a specific NISQ hardware, while satisfying physical
constraints of its underlying quantum architecture, a pro-
cess referred to as quantum circuit compilation (QCC) or
quantum mapping. A quantum algorithm (i.e., an algorithm
designed to run in quantum hardware) specified in an inter-
mediate representation (IR) must be compiled into a set of el-
ementary quantum gates, which are then applied in sequence
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at specific times when run on a particular NISQ quantum
hardware. A quantum compilation technique should synthe-
size, decompose, optimize, and map a quantum circuit into
the elementary quantum gates supported by a target hard-
ware. To generate a feasible quantum circuit via QCC, it is
often necessary to modify the original circuit IR by adding
new quantum gates and auxiliary qubits so that the final
circuit adheres to the constraints of the target hardware.
A successful quantum mapping, which is known to be an
np-complete problem [5], involves judicious allocation of
qubits in a timely manner while adding quantum gates as
needed to reduce errors. A nonefficient QCC will signifi-
cantly increase error rate and latency of the final quantum
computation, resulting in low fidelity of the generated out-
puts. Fidelity quantifies the difference between the output
state of a quantum circuit in the absence and presence of
noise when the circuit is executed in a quantum computer.
Since quantum hardware constraints change frequently for a
given architecture, recalculation of feasible mappings is an
on-going effort.
In this article, we consider QCC approaches for synthesis
and mapping of quantum circuits based on artificial intelli-
gence (AI) and heuristic methods. Basic quantum computing
concepts are introduced in Section II. Challenges in QCC
process are discussed by illustrative examples together with
motivations for developing effective QCC methods in Sec-
tion III. Recently reported AI-based techniques for QCC are
in Section IV. Heuristics to generate feasible quantum cir-
cuits using greedy algorithms, satisfiability problem solvers,
dynamic, and graph optimization techniques are in Sec-
tion V. Evaluation of methods and future directions are in
Section VI.
II. QUANTUM CIRCUIT DESIGN
Quantum gates operate on quantum bits (qubits), where a
qubit can be in a state 0, 1, or superposition of both. A
qubit state is described as a state vector represented in a ket
notation |.〉. The state vector of a single-qubit is expressed
as |ϕ〉 = α0|0〉 + α1|1〉, where |0〉 and |1〉 are base states and
α0 and α1 are complex numbers such that |α1|2+ |α0|2=1.
The probability that a qubit is in state 0 or 1 is |α0|2 and
|α1|2, respectively. For a quantum system with n qubits, the
state vector is represented as |ϕ〉 =∑x∈{0,1}n αx|x〉, where∑
x∈{0,1}n |αx|2 = 1. The state of the quantum system can
also be represented using a density matrix (ρ) defined as
ρ =∑x∈{0,1}n αx|x〉〈x|, where αx is the probability that the
system is in a pure state of |x〉. Due to decoherence, a quan-
tum system may spontaneously change its state from pure to
mixed.
A quantum gate can be represented by a unitary matrixU ,
whose conjugate transposeU∗ is its inverse (UU∗ = U∗U =
I). For n qubits, U is a (2n × 2n) matrix. Quantum gates
change qubit state on which they operate. A gate can be a
single- or multiqubit gate. Examples of single-qubit gates
include bit-flip (X), Hadamard (H) for superposition, phase
shift by π/4, (T ), conjugate transpose of T (T †), and generic
single-qubit rotation with three Euler angles (U3(θ, φ, λ))
(see Fig. 1). A controlled not (cnot) gate operates on two
qubits with target and control qubits. When the state of con-
trol the qubit is 1, target qubit is inverted; otherwise, it re-
mains the same. Output of a quantum circuit is determined
by a quantum measurement. Fig. 1 lists the basic quantum
gates and their matrix representations.
Among different technologies used to build computers
are ion trapped qubits (e.g., in IonQ) and superconducting
qubits (e.g., in IBM, Google, and Rigetti). Table 1 illus-
trates single- (1-Q) and two-qubit (2-Q) native gates im-
plemented by various quantum technology vendors [6], [7].
While all quantum computers support single-qubit rotation
around the z-axis [i.e., Rz(λ)], some vendors also imple-
ment single-qubit rotation of angle π/2 around the x-axis
[i.e., Rx(π/2), Rx(±π/2)], and yet others enable single-
qubit rotation around both x- and y-axes [i.e., Rxy(θ,	)].
Superconducting quantum computers such as IBM Q use
cross-resonance (CR) gate as two-qubit entangling gate for
building the cnot gate. In IonQ, two-qubit gate (XX (x))
causes xx-Ising interaction between qubits by driving a spin-
dependent force [7], [8]. Two-qubit native gates implemented
by vendors include cross resonance and controlled z gates,
which are shown as CR and cz, respectively, in Table 1.
The goal of a QCC system is to map an algorithm onto
a quantum circuit that consists of operations supported by a
given underlying NISQ architecture. A high-level view of the
QCC process for mapping an IR of the quantum algorithm
(IR) to an appropriate circuit for a target NISQ hardware is
shown in Fig. 2.
Physical constraints of a quantum architecture specify not
only the qubits that can directly interact with each other
(through cnot gates), but also the error rates associated with
the qubits and their gates. Fig. 3 shows the coupling con-
straints of the target quantum hardware of IBM Q16 Mel-
bourne v1.0.0 architecture, where there are a total of 14
qubits and each node represents one of them [1]. In Fig. 3,
the top number inside each node indicates its error rate for
a single-qubit u3 gate operation, while the bottom one is
its readout error. Note that the error rates shown in Fig. 3
are as of August 21, 2019, and they must be multiplied by
10−10 for IBM Q16 architecture. Directional edges show
entanglement capabilities. For example, a cnot operation
between q0 and q1 can only be defined as cnot(q1, q0) since
there is an edge from q1 to q0, whereas cnot(q0, q1) is pro-
hibited. The edge labels indicate the cnot gate error rate.
Similarly, cnot(q1, q2) is allowed, but cnot(q2, q1) is not.
Errors in qubit operations may spawn from leakage of mi-
crowave pulses during computation and vary from one qubit
to another and change over time.
Mapping nonquantum operations to quantum circuits is
restricted by the number of qubits in a NISQ hardware. Since
most systems have less than 100 qubits [9]–[11], it is often
necessary to reuse qubits for different operations, increasing
circuit latency. Another challenge is that IRmay require gates
that are not supported by a target hardware, where QCCmust
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FIGURE 1. Basic quantum gates and operations used for building a quantum circuit.
TABLE 1. Quantum Hardware Technologies and the Native Gates They Support
FIGURE 2. QCC process overview.
FIGURE 3. IBM Q16 Melbourne architecture and its hardware
constraints [1] (calibration parameters shown here are obtained on
August 21, 2019 and must be multiplied by 10−10 to obtain the actual
error rates at that date).
transform quantum algorithm operations (including unsup-
ported ones) into the gates available at a target hardware. For
example, IBM Q14 Melbourne architecture supports only
U1, U2, U3, cnot, and identity gates [1]. Hence, Grover
search [12] [see Fig. 4(a)] cannot be directly implemented
on IBM Q16 without gate conversions. Fig. 1 demonstrates
reversing direction of cnot using Hadamard gates, swap
operation using cnot gates, and Toffoli gate transformations
to cope with constraints of the target quantum computer.
Qubits suffer from decoherence caused by natural relax-
ation time T1 and dephasing time T2 due to environmen-
tal effects. A feasible quantum circuit must satisfy physical
FIGURE 4. Grover search: (a) IR format, (b) NISQ circuit [blue boxes are
cnot(p0, p1)], (c) circuit satisfying IBM Q16 constraints for M1 (swap is in
red box), (d) combining consecutive single-qubits (orange boxes),
(e) final circuit.
constraints of an underlying quantum architecture. Although
inefficient, a typical remedy is to run a quantum circuit re-
peatedly and select the best performing output.
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TABLE 2. QCC Methods and Their Target Quantum Circuits
III. MOTIVATIONS AND EXISTING METHODS FOR QCC
A. NEED FOR EFFECTIVE QCC
The need for effective QCC algorithms can be seen by con-
verting Grover search IR [see Fig. 4(b)] into a quantum cir-
cuit supported by IBMQ16 architecture. QCC aims to assign
logical qubits (p0, p1, p2) to physical ones such that the to-
tal number of gates in the resulting circuit is minimized. A
possible qubit mapping is M1 ={q11←p0; q9←p1; q10←
p2}, which requires three cnot(p0, p1) gates [blue boxes in
Fig. 4(b)]. M1 implies that IBM Q16 hardware should sup-
port a link between q11 (representing p0) and q9 (represent-
ing p1). However, since there is no link between them (see
Fig. 3), q9 and q10 are switched to connect q9 and q11. Hence,
to generate a feasible circuit using M1, position of q9 and
q10 have to be switched by adding swap (q9, q10). With this
addition [see red box in Fig. 4(c)], p0 and p1 share a link and
can be used in cnot(p0, p1). Consecutive single-qubit gates
can be combined into a single u3 gate to reduce circuit delay.
For example, in Fig. 4(d), consecutive T gates on p1 can be
replaced by a u3 gate. Fig. 4(d) shows all such necessary
substitutions in orange boxes and Fig. 4(e) the final circuit.
This example illustrates the motivation for designing a
QCC system that will take into account many possibilities in
qubit selections for mapping and assigning swap operations.
There are a large number of mappings to be considered for
implementing the circuit shown in Fig. 4(a). In addition,
many possible selections of qubits for swap operations must
be considered in mapping since they can generate many dif-
ferent outcomes. For example, instead of swapping q9 and
q10, one could have swapped q10 with q11, which would
result in a different circuit.
To construct a quantum circuit that yields a high success
probability, physical constraints of a given hardware plat-
form and error rates of quantum gates should be considered
when defining mapping polices. Resulting circuits under dif-
ferent physical qubit assignments need to be evaluated with
respect to their number of gates, circuit latency, error rates,
and, therefore, the success probability for the output.
B. QCC METHODS REPORTED IN THE LITERATURE
Table 2 presents the methods included in this survey. We
group these methods based on underlying techniques that
they implement: AI algorithms include genetic algorithms,
genetic programming (GP), ant colony optimization (ACO),
and AI planning, whereas heuristic-based QCC methods are
greedy algorithms, satisfiability problem solvers, dynamic,
and graph optimization techniques. After briefly presenting
each technique, we evaluate its application to QCC with
respect to its adaptability to different classes of problems
and its potential limitations. As shown in Table 2, these
techniques use target circuits of cnot, Toffoli, reversible
circuit (RC), (other than Toffoli), quantum Fourier trans-
form (QFT), Grover, quantum approximate optimization al-
gorithm (QAOA), and others (e.g., Franklin, cascade of RC,
entangled two-, three-, and four-qubit circuits).
IV. ARTIFICIAL INTELLIGENCE TECHNIQUES FOR QCC
AI-based computation techniques imitate learning, reason-
ing, and self-correction processes of intelligent beings to
provide adequate solutions to problems that otherwise may
require closed-form formulations or computationally expen-
sive algorithms. Among AI methods, biologically inspired
algorithms have been successfully applied to a diverse set
of problems including image processing [55], robotics [56],
finance [57], cybersecurity [58], data processing [59], and
autonomous movement control [60]. Genetic algorithms
(GAs), GP, swarm intelligence, and AI planning are among
the most popular AI methods employed for QCC.
A. GENETIC ALGORITHMS
Background: GAs emulate the process in nature, where
better adapted individuals have greater chance of survival in
a given environmental niche and, therefore, of passing their
genetic materials to their offspring. A candidate solution is a
chromosome, and a set of solutions is a population. Depend-
ing on a problem to be solved, chromosomes can be encoded
using either binary strings, direct value representations, tree
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FIGURE 5. Typical operations in a single generation of a genetic
algorithm: evaluation, selection, reproduction, and replacement.
Algorithm 1: A Simplified Implementation of GA.
Initialize population randomly;
Evaluate fitness for each individual in population;
while Stopping Criteria is not attained do
Select parents for reproduction;
// Parents are selected from fittest individuals
Generate offspring by crossover and mutation;
Evaluate offspring and form a new generation;
// Offspring replaces less fit individuals
end while
structures, or any other format that suits the target problem.
Fig. 5 presents key operations of a GA that are often recog-
nized as the canonical example for bioinspired computational
techniques [61]. A pseudocode for a simple GA given in
Algorithm 1, where first an initial population of candidate
solutions is evaluated and then parents are selected to form
offspring to be considered for future generations.
In Algorithm 1, an initial population of candidate solu-
tions is formed and evaluated using a mathematical function,
called fitness, to determine their suitability for solving a prob-
lem at hand (see Step 1 in Fig. 5). An appropriate fitness
function is crucial in all bioinspired algorithms as it must
accurately indicate how close a candidate solution is to meet
an overall goal, while facilitating speedy convergence on an
appropriate solution. Then, parents are selected based on a
predetermined criteria (see Step 2 in Fig. 5). For example,
in the selection process called elitism, the best candidate
solutions are chosen as parents. Offspring are formed by
crossover and mutation steps (see Step 3 in Fig. 5), where the
crossover operation exchanges parts of candidate solutions
and a small probability mutation prevents algorithm from
getting stuck at local maxima/minima outcomes. Finally, off-
spring is evaluated for inclusion in the next generation (see
Step 4 in Fig. 5). Steps 1–4 are repeated for a predetermined
number of iterations or until a satisfactory solution is found.
GA for QCC: A GA can be used for an automated syn-
thesis of factorized reversible exclusive-or–sum-of-products
circuits, where the GA evolves population of circuit candi-
dates by searching the space of all possible circuits defined
by a set of available quantum gates for a given problem and
a hardware platform [19]. Quantum circuit parameters can
be encoded into chromosomes, and fitness can be defined
to be inversely proportional to its error rate and its length.
This type of GA-based QCC performs better compared to
GAs employing group theory, function decomposition, gate
composition, regular and symmetric structures, decision dia-
grams, wave cascades, and backtracking methods [19], [62].
In [14], quantum gates are synthesized using a GA with
chromosomes encoding candidate solutions in qubits and
qutrits (quantum information described by a superposition of
three mutually orthogonal states). Fitness of a quantum gate
is evaluated for its performance and accuracy. The final quan-
tum circuit is obtained by a probabilistic selection of synthe-
sized gates. Since genetic operations need to be simplified to
adequately reflect quantum operations, slow convergence to
an acceptable solution is expected.
Ternary reversible circuits using M-S gates [63] require
an exponentially large search space if one wishes to de-
sign a multivalued reversible logic circuit with minimal er-
rors, quantum computation cost, and auxiliary qubits. How-
ever, they can be successfully synthesized with the help of
GAs [15]. In other applications of GA, chromosomes can be
encoded as three-tuples satisfying operational requirements
with a fitness based on the number of M-S gates and their
delay, where permutations of qubits and available gates can
be indexed as binary codons of a chromosome to evolve a
quantum circuit [17]. Half- and full-adder circuits generated
using GA show promising performance characteristics. The
fitness function assesses a total cost of all gates in a candidate
circuit using different cost values for single- and multiqubit
gates and their correctness with respect to the design goals.
The GA-based approach in [17] is tested by synthesizing
QFT circuits.
Qubits and gates can be evolved for each individual in a
population with a fitness defined as their coverage of output
function as in the GA application given in [13]. A circuit with
a fitness value smaller than a given threshold is eliminated
from the population and replaced by a new individual. This
GA implements a one-point crossover to swap gates between
randomly selected parents.
In [18], a GA maps a quantum circuit onto a hardware
platform while satisfying hardware couplings using swap
gates, where genes control quantum gates by considering
their fitness. Based on defined chromosomes, quantum gates
are added to a circuit. In fitness calculations, a lexicographic
double-key quantum gate ranking is used to improve circuit
selection. Multiobjective GAs can be used to build quantum
circuits with relatively lower error rates and reduced number
of quantum gates [16], where fitness functions consider the
number of hardware qubits, types of gates in a circuit, and the
target hardware restrictions. Output error rates of a candidate
circuit are evaluated with respect to a manually constructed
ideal solution.
Computational complexity of implementing QCC using a
GA-based method with g number of generations and popu-
lation size of p is O(g · p · log(p)), where p · log(p) is the
typical computational cost of a sorting at every generation of
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FIGURE 6. GP crossover: programs (a) P1 and (b) P2, and final
programs (c) P3 and (d) P4. GP mutation: (d) program P4 at point S1,
(e) a random tree, and (f) final program P5.
the GA. This low complexity of GA-based GCC can result
in satisfactory outcomes if the fitness function is properly
designed for a given application.
B. GENETIC PROGRAMMING
Background: If a solution to a given problem can be mod-
eled or represented as a computer program, the AI technique
called GP can evolve candidate programs toward an accept-
able solution [64]. In GP, candidate programs are generated
by employing evolutionary methods. Chromosomes are used
to generate syntactically correct candidate programs (i.e., the
individuals in a population). Each candidate is executed in
its environment to determine its fitness. As GP progresses,
better programs, obtained by reproduction, crossover, and
mutation, are evolved to next generations. GP is independent
of the types of evolutionary methods used to generate pro-
grams (e.g., GA can be employed for program generation).
To illustrate its operation, let us consider two candidate
programs generated by GP, namely P1 and P2 shown in
Fig. 6(a) and (b), respectively. Suppose the functions for
these programs are defined as {and, or, not} and operands
as {c1, c2, c3}. Each candidate program can be represented
as a tree, where the root and the intermediate nodes are
functions and the leaves are operands. Let these example
candidate programs be defined as P1 = ((c̄1 or c3) and
c̄2) and P2 = (c1 and (c̄3 or c̄2)) (an overbar means nega-
tion). For a crossover operation, we can use, for example,
the right subtree of each program, namely S1 ∈P1 and S2 ∈
P2. After swapping S1 with S2 in P1, we obtain program
P3 = ((c̄1 or c3) and (c̄3 or c̄2), as shown in Fig. 6(c). Sim-
ilarly, a new program P4 is formed by swapping S2 ∈P2
with S1 ∈P1 [see Fig. 6(d)]. To illustrate a mutation opera-
tion in GP, a subtree of a candidate is randomly replaced. For
example, S1 in Fig. 6(d) is replaced by a randomly generated
tree shown in Fig. 6(e), resulting in a new programP5 = (c̄1
and (c4 and c̄5)) [see Fig. 6(f)]. Repetitively performed
crossover operations may lead to a complex tree structure
with an uncontrolled growth, which is referred to as bloating.
Algorithm 2: A Simplified Implementation of GP.
Initialize a population represented as parse trees, each
individual with randomly selected basic quantum gates;
while Stopping Criteria is not attained do
Evaluate fitness of each candidate solution;
Select candidates for genetic operations: do
Perform crossover on pairs of candidate solutions;
Mutate some of the candidate solution;
Form a new population of best fitted candidate solutions;
end while
It should be noted that occasionally bloating can be help-
ful to develop variants for cyberattacks to uncover hidden
malicious actions. As is true for all evolutionary methods,
mutation operation in GP can substantially alter programs,
and hence, in practice, it should be performed with a small
probability.
A pseudocode implementing a simple GP is presented
in Algorithm 2, where chromosomes representing program
trees are generated and their fitness is evaluated. Any invalid
programs obtained by crossover and mutation operations are
discarded. Fitter candidate programs are advanced to the next
generations.
GP for QCC: Quantum circuits can be generated and
evolved using GP methods by designing a chromosome rep-
resenting various features for QCC process, including gate
types, qubits that they control, and rotation angle for qubits.
The GP implementation in [20] defines a fitness function
as the sum of distances between amplitudes of the desired
output of qubit states and the ones of a candidate circuit. If a
gate in a candidate circuit is found to be incorrect (e.g., cnot
gate without a control or target qubit), it is ignored by being
replaced by an identity transformation.With the circuit infor-
mation captured in chromosomes encoded as binary strings
representing sequence of gates, each of which operating on
qubits with different parameters, GP can successfully gener-
ate entangled three-, four-, and five-qubit circuits.
Automatic construction of reversible logic for quantum
circuits can be built using GP, as reported in [21], where
candidate circuits are modeled as strings representing binary
trees. In this application, internal tree nodes correspond to
multiplication matrices, whereas leaves are the individual
gates. Initially, leaves are randomly selected from a library
of basic single- and two-qubit gates. A single-point crossover
exchanges parts of two trees, and a low-probability mutation
evolves feasible solutions over multiple iterations of the GP.
The size of each tree is typically limited by amaximum depth
to prevent bloating from uncontrolled tree growth that would
result in a low-fidelity circuit. Fitness of a candidate tree is
computed as its difference [65] with a reference circuit.
In another GP-based QCCmethod [23], proposed for mul-
tiobjective synthesis of quantum circuits, a two-step fitness
function evaluates accuracy and cost of candidate circuits.
The fitness is defined as the candidate solution’s similarity
to a unitary matrix to be synthesized. To measure fitness, the
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FIGURE 7. Ants finding the shortest path between a nest and food
source in a dynamic environment.
target unitary matrix and the expected outcome of a candi-
date circuit are compared. To alleviate bloating throughout
generations, a dynamically defined limit is enforced on tree
depth.
In [24], GP generates quantum circuits encoded as sym-
bolic expressions (called s-expressions [66]) for tree-shaped
data structures that represent qubits and gates. A candidate
solution is generated using not, H, U3, cnot, and swap
basic gates. A fitness of each circuit is evaluated by finding
its quantum computation error rate, while favoring candidate
solutions that use lower number of elementary gates.
Efficient quantum circuits for a three-qubit nuclear mag-
netic resonance (NMR) quantum processor [67] can be ob-
tained by GP algorithms, as introduced in [22]. By using GP
generated circuits for Toffoli and Fredkin gates, solutions
that are robust against decoherence errors can be obtained.
Selection mechanism puts proportional higher weights on
individuals with better fitness values to determine the best so-
lutions without compromising fidelity of an evolved circuit.
Computational complexity of a GP algorithm is O(g ·
w d ), where g is the number of generations in an under-
lying evolutionary algorithm used by GP, w is the aver-
age number of choices for selecting options in Backus–
Naur form (BNF) rules, and d is the average depth of re-
cursion allowable during parsing a chromosome with re-
spect to a given set of BNF rules. Although w tends
to be relatively small in GCC applications, d can be large
due to the structure of a given quantum algorithm is com-
plex, in which case the number of generations g required for
convergence can also be large.
C. ANT COLONY OPTIMIZATION
Background: ACO is an AI technique which mimics ants
depositing an ephemeral hormone, the pheromone, on the
ground in order to mark a path while roaming for food [68],
[69]. When the path is traveled more frequently or is shorter,
the pheromone trace on the ground remains stronger, attract-
ingmore ants, and hence serving as stigmergic reinforcement
of a good path. In the example illustrated in Fig. 7(a), while
ants collect food from a source, if an obstacle blocks their
path [see Fig. 7(b)], they may at first randomly explore the
area around the obstacle to consider alternative paths to the
Algorithm 3: A Simple ACO Algorithm.
Initialize pheromone trails;
while Stopping criteria is not attained do
Obtain ant solution;
Apply local search for a path;
Update pheromones;
end while
food source [see Fig. 7(c)]. Since a shorter path accumu-
lates more pheromone, it attracts more ants leading to an
optimal solution [see Fig. 7(d)]. Finding an optimal path in a
graph can be intuitively mapped into an ant biological system
(e.g., finding the shortest route to a food source in Fig. 7).
Pheromone variables on each node can indicate quality of
links. Contrary to real ants that deposit pheromone wherever
theymove, artificial ants often would first discover a path and
then update the respective pheromone variables, and hence,
mimic deposition of pheromone only on their way back. All
pheromone values should be decreased over time to imitate
pheromone evaporation process. Similarly, pheromone val-
ues associated with good solutions, if discovered, should be
increased. A pseudocode for the ACO algorithm is presented
in Algorithm 3.
ACO for QCC: In quantum ant programming (QAP) [25],
directed graphs are typical tools to represent a search space.
Internal nodes of a directed graph are the basic quantum
logical gates, whereas the edges are the connections among
gates. The graph depth corresponds to the maximum length
of a quantum circuit to be designed. A team of ants travel
through the graph choosing edges between nodes, which are
then used in defining a quantum circuit. Multiple iterations
of ants (i.e., qubits) traveling through the directed graph (i.e.,
the quantum architecture) generate different circuits. When
an ant passes through an n-qubit gate, states of the qubits
are altered accordingly. When a colony of ants completes
its pass through a graph, corresponding candidate circuit is
evaluated and the pheromone trail on the visited edges are
updated. After QAP completes, the most suitable circuit is
selected as the solution for QCC mapping. QAP generates
better results compared to random search based methods for
a set of benchmark problems (e.g., implementation of quan-
tum Fourier transformation, Grover’s diffusion operator, and
Toffoli gate) [25].
In [27], ACO is used to synthesize reversible circuits, with
ants making bit assignments based on pheromone values
accumulated through the iterations, where the gates with
lower quantum cost accumulate more pheromones. In an-
other application [26], ACO is combined with simulated an-
nealing and Quine–McCluskey (SA-QM) methods. In this
stochastic approach, each time an ant adds a gate to the
circuit, SA-QM finds possible minimum circuits, which are
further used by other ants. In [29], reversible logic based
ALU design is proposed, where ants find a shortest path
in the form of a synthesized reversible function based on
accumulated pheromone deposited by most ants.
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ACO can synthesize reversible gates by ants traversing
a given search space, modeled as a graph with nodes as
stages of synthesis and edges as possible gates to be included
in the final circuit [28]. So-called Walsh–Hadamard trans-
forms [70] can partition a search space into small areas with
well-defined transition operations to obtain a circuit with
minimized quantum cost, as defined in [71]. In [28], a Walsh
spectral representation of a Boolean function is used, which
allows dividing the search space into smaller promising areas
with well-defined transition operations between them. As a
result, it is possible to minimize a search space and generate
better solutions than obtained by ACO synthesis with clas-
sical reversible function representation. This process starts
with an initial function to be synthesized. Each ant tries to
evolve the function spectrum by applying reversible gates.
The solution is a sequence of gates that represents the original
function. In the proposed ACO process, a state (i.e., a node
in the graph) is connected to the spectrum of a reversible
function, while the actions (i.e., the edges in the graph) are
the gates that can be added to the solution. Each edge is
associated with a value that represents the quantum cost of
the gate to which it is connected.
Computational cost of a typical ACO algorithm depends
on n number of qubits on the physical quantum computer
and c direct connections among them. Finding a solution for
a QCC problem requires that all connections are traversed
by each of the u artificial ants at every iteration of ACO for
t iterations. In this case, the computational complexity of
ACO-based QCC is O(u · t · nc).
D. AI PLANNING
Background: AI planning techniques include autonomous
reasoning for finding the effects of a given set of actions by
searching the space of possible operations to find a procedu-
ral sequence of stages needed to reach predefined goals [72].
In AI planners, domain knowledge can be learned over time
to ensure satisfactory solutions in the presence of dynam-
ically changing goals. Inputs to AI planners include initial
state of a problem, sets of desired goals, and allowable oper-
ations to be used in a sequence of actions leading to a desired
outcome. Planning domain definition language (PDDL) [73]
and Stanford Research Institute problem solver [74] are ex-
amples of environments designed for AI planning.
An AI planner is expected to determine the most appropri-
ate operations and a proper sequence of subgoals to optimize
a generated solution. A pseudocode for implementing an
AI planner is presented in Algorithm 4. First, the algorithm
populates a stack with the goals to be solved, with the first
one at the top of the stack. Each goal is then evaluated to
determine if a given operation can accomplish it. If no such
operation exists, a set of subgoals is determined to replace
the goal at the top of the stack.
Temporal planning (TP) algorithms can be considered
among the tools for solving AI planning problems. TP can
account for multiple actions with different durations and
complex interdependencies to be evaluated simultaneously.
Algorithm 4: A Simple Algorithm for AI Planner.
Set stack = list of goals;
while All goals are not accomplished do
t = top of stack;
if Operation to solve t are known then
Add the operation to the sequence of operations;
else
Represent t as subgoals; Push subgoals into stack;
end if
end while
TP methods are suitable for many scheduling problems, in-
cluding quantum gate assignments in QCC.
AI Planning for QCC: Temporal techniques can employ
PDDL to identify parallelizable conflict-free machine in-
structions suitable for QCC for high-level quantum algo-
rithms [30], [32]. It is shown in [30] that AI TP combined
with constraint programming is a viable approach for com-
piling circuits for quantum approximate optimization algo-
rithms [75] that are designed to solve max-cut combinato-
rial optimization problems [76]. In [30], quantum algorithm
qubits are mapped to physical qubits by iteratively inserting
gates during computation as needed while obeying physical
constraints of a target NISQ architecture. An optimization
method called quantum alternating operator ansatz [77] can
be employed to map graph coloring algorithms on NISQ
computers [32], where hybrid swap/p-s and swap/mix gates
are modeled in PDDL.
In another example of TP application for QCC, satisfac-
tory mappings on target hardware are explored by solving
problems with a high degree of options to minimize the depth
of final quantum circuits [31]. In this approach, QCC is mod-
eled by TP algorithms utilizing standard PDDL such that the
predicates represent the location of qubit states and the goal
requirements. For example, swap and phase-shift gates can
be modeled as temporal actions whereas conditions indicate
execution of phase-shift gates and validate correctness of
qubit placements in swap operations.
Given that a typical AI planning algorithm requires O( f 2)
states, where each state is the number of different interme-
diate assignments for n qubits to be computed by algorithm,
the cost of evaluating each state is a binary search with cost
O(log f ) plus some constant time operations. Therefore, the
overall computation complexity of QCC based on AI plan-
ning will be O( f 2 · n · log f ).
V. HEURISTIC METHODS FOR QCC
Many heuristic methods are proposed for QCC to generate
quantum circuits that are feasible in terms of their execution
in a given hardware architecture. Typically in a heuristic ap-
proach, a solution is constructed by making a locally optimal
choice at each decision point, which may not lead to a glob-
ally optimum solution at the end [78]. Boolean satisfiability
(SAT) and satisfiability modulo theory (SMT) solvers [79],
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Algorithm 5: A Simple Greedy Algorithm.
Divide the problem into P sub-problems;
while P = ∅ do
Select a subset Pi ⊂ P;
Obtain the best solution sPi for Pi;
Store sPi as a candidate solution: S
best = Sbest ⋃{sPi};
Update problem domain: P = P/{Pi};
end while
Select the best solution from Sbest as the solution for P;
dynamic methods, and graph algorithms are among the pop-
ular heuristics employed for quantum circuit compilation.
A. GREEDY ALGORITHMS
Background: Greedy algorithms often find solutions that
may be only locally optimal, with the expectation that such
local results will eventually lead to acceptable, but not nec-
essarily optimum, solutions. Algorithm 5 presents a high-
level view for the steps of a typical greedy algorithm. First a
problemP is partitioned into smaller andmanageable subsets
Pi where P =
⋃
i Pi, each of which is typically explored by
exhaustive searches. As a satisfactory solution for each Pi
is found, it is added to a set of candidate solutions Sbest. At
the end, when all subproblems are handled, the best candi-
date from Sbest is selected as the solution for P. There are
several limitations of greedy-based solutions. First, even if
each solution sPi ∈ Sbest may be optimal, the final solution
is not guaranteed to be optimal for P since the subproblem
solutions do not capture the entire problem domain. Second
limitation is the high computational cost of greedy algo-
rithms since they have to perform exhaustive searches in a
search space of each subproblem Pi ⊂ P.
Greedy Algorithms for QCC: Recent greedy-based heuris-
tics reported in the literature for QCC aim to reduce the
circuit depth and the number of gates as much as possible.
For example, the greedy method presented in [37] identifies
the best qubit topology in a grid-based layout for a quantum
circuit, whereas the method reported in [38] attempts to map
a quantum circuit to any arbitrary quantum architecture. Sev-
eral heuristic approaches have also targeted existing NISQ
architectures with limited connectivity, where some provide
local suboptimal solutions for each cnot gate [80] and others
obtain solutions by attempting to minimize the total number
of quantum gates [33].
While these greedy heuristics may find acceptable map-
pings for target quantum circuits, they often do not consider
variations in qubit behavior. A mapping that reduces the
number of gates and the quantum cost, and hence, produce
a workable but imperfect solution, may not necessarily be
acceptable with respect to circuit errors. This is due to the fact
that qubits and their gates typically do not manifest a uniform
behavior over time. Recently, a new set of heuristic mapping
techniques have been proposed to address the variation in
physical characteristic of quantum hardware. As an attempt
in reducing errors due to decoherence, greedy randomized al-
gorithms using nearest-neighbor quantum architectures with
short durations of quantum circuits are proposed [36], where
the selected swap operations do not result in deadlock cycles
caused by the same qubits being part of multiple cnot gates
at the same time.
Integer linear programming (ILP), which is considered as
a greedy-based approach, brings solutions to problems that
can bemodeled with integer variables used in linear objective
functions. The ILP-based QCC technique proposed in [35]
reduces quantum circuit depth by solving a set of nearest
neighbor constraints [81]. In an attempt to reduce compu-
tational complexity, circuits are divided into nonoverlapping
windows that are evaluated separately. Physical qubit reas-
signments are based on qubit and gate error rates tomaximize
quantum circuit fidelity.
By considering only the gate costs of qubits that are active
at the same time, one can avoid exhaustive searches needed to
identify the minimum number of swaps for cnot gates [34]
by transforming the circuit forward and backward in a greedy
way to determine the final qubit assignments. This approach
also explores the tradeoff between reducing the number of
quantum gates and the quantum circuit depth.
Overall, computational complexity of greedy-based QCC
methods are polynomial. For example, the method proposed
in [33] has a complexity of O(n2), where n is the number
of qubits. This apparent advantage stemming from the low
computational cost of greedy methods is offset by their lack
of ability to generate optimum solutions.
B. SAT AND SMT SOLVERS
SAT solvers are designed to find assignments to a set of vari-
ables in a given propositional formula with Boolean variables
and basic logic gates. Since finding an optimum solution
with a SAT solver is NP-complete, several heuristics are
proposed based on searching qubit assignments by using the
Davis–Putnam–Logemann–Loveland algorithm [82].
For example, conflict analysis can reduce the search space
using a conflict-driven clause learning algorithm [83]. Min-
iSAT [84], PicoSAT, and CryptoMiniSAT [85] are among
the popular SAT solvers reported in the literature. For SMT
solvers, a problem is posed using general propositional struc-
tures, including arithmetic expressions, arrays, and classical
data type operations [86]. An SMT solver attempts to satisfy
an objective function based on inputs that are formulated as
a set of linear constraints.
A simple SAT solver is presented in Algorithm 6, where a
problemwith logical qubits qI ∈ I is formulated as a Boolean
expression B using variables vI ∈ V . The variables inV must
be mapped into hardware qubits qH ∈ H such that B is satis-
fied. If B cannot be satisfied with the current mapping, a new
mapping of V to H is tried until ether a solution is found or
a predetermined limit is reached.
SAT and SMT Solvers for QCC: SAT and SMT solvers
have been proposed for QCC to reduce the gate count and
enhance the quantum circuit reliability. For example, in [39],
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Algorithm 6: A Simple SAT Solver.
Set of logical qubits to be assigned is I =⋃{qI};
Set of hardware qubits to be mapped is H =⋃{qH};
Map logical qubits to variables I ⇒ V ;
Generate Boolean expression B;
Set of variables used in B is V =⋃{vI};
Map hardware qubits to expression B: vI → qH ,∀vI∈V ;
while B evaluates to false do
Assign hardware qubits to expression B: vI → qH , ∀vI∈V ;
end while
Boolean expression B with assignments is a solution;
the QCC mapping process is set as a SAT problem. This
method generates hardware qubit mappings with reduced
quantum cost by using Boolean satisfiability SMT solver
called Z3 [87]. Additional constraints are added based on
the target quantum architecture to restrict the search space
and, hence, reduce computational complexity of the solver.
These constraints limit each physical qubit assignment to a
single logical qubit and apply gates to physical qubits that
are supported by the coupling constraints of a target NISQ
computer.
A SAT solver-based approach is proposed to reduce the
number of swap operations [41], where the order of quan-
tum gates are changed so that each subcircuit has only gates
performing on adjacent qubits. swap operations are inserted
between pairs of subcircuits to adjust the qubit placements
as needed. Another SAT solver application aims to design a
circuit using the minimum of cnot and T gates since they
show lower fidelity and higher error rate when compared to
single-qubit operations [42].
Although prone to scalability limitations, SMT solvers
have also been proposed for optimization of reducing num-
ber of gates and stratification of reliability constraints for
gates, measurements, and decoherence errors when mapping
a quantum circuit to an underlying quantum hardware [40].
Computational complexity for SAT solvers in attempting
to find an optimal circuit grows exponentially with the num-
ber of single-qubit gates plus the number of cnot operations.
The complexity for the satisfiability problem has been proven
to be NP-complete [88]. Given n variables, the number of
decisions may require as many as O(2n) steps. Although
several restrictions are added to reduce the search space and
the execution time at the cost of additional gate count (e.g.,
[39]), overall complexity is still exponential.
C. DYNAMIC METHODS FOR QCC
Background: Due to the presence of high and varying error
rates of qubits and gate operations, it has been proposed
that QCC methods may rely on dynamic information to im-
prove quantum circuit design. For example, dynamic com-
pilation methods can reduce execution time of a compiled
program [89], and, hence, can be used in quantum computing
to enhance the reliability of a quantum circuit. Algorithm 7
outlines the basic steps of a dynamic method for physical
Algorithm 7: A Simple Dynamic Algorithm.
Generate a set of qubit assignments A =⋃{αi};
for each trial αi ∈ A do
Generate a circuit compilation;
Set θi as the number of trials for allocation αi;
for count ∈ θi do
Run circuit determined by αi;
Record performance ρi for trial θi: P = P ∪ {ρi};
end for
end for
Select assignment αi with the best circuit output P;
qubit assignment. First, multiple feasible assignments are
determined, each of which is then run multiple times over
a given NISQ computer. The best performing assignment is
selected as the circuit to be implemented on that hardware.
Dynamic Methods for QCC: A diverse group of dynamic
quantum compilation techniques based on run time interac-
tion with quantum computers have been proposed in [43].
These techniques make their decisions by considering the
impact of correlated errors from multiple runs of a quantum
circuit. To improve success probability in outputs, various
allocations of physical qubits are explored in multiple runs.
Weighted probability distribution for each different alloca-
tion gathered at run time is evaluated to detect possible sim-
ilarities among outcomes to determine the correct outputs
so that selection of preferred mappings can be determined.
Since measuring an all-zero state has a higher fidelity com-
pared to an all-one state, inverting quantum states prior to
a measurement has been proposed to reduce measurement
errors [46]. Instead of indiscriminately inverting all outputs,
the circuits are run several times to predict the appropriate
qubit inversions. Similarly, QCC can benefit from efficient
utilization of quantum hardware resources to increase system
throughput by running multiple quantum algorithms concur-
rently on a NISQ computer [47].
Ancillary qubits have been used to identify violations of
superposition and entanglement through quantum circuit as-
sertions inserted at different circuit locations [45]. Quantum
gates can be assigned to ancillary qubits to detect errors in a
circuit at measurement time. In the absence of an error, the
measurement operation applied to an ancillary qubit does not
affect the functionality (or entanglement) of a circuit.
In the absence of accurate failure models, online monitor-
ing of quantum circuit error rates can detect any unexpected
changes in qubit behavior at runtime [44] to evaluate qubit
selections that enhance the success probabilities of outputs.
Dynamic methods for QCC rely on mapping quantum
circuit using other QCC methods followed by the several
additional quantum circuit executions to collect runtime in-
formation of the error rates. Dynamic QCC methods domi-
nated by the computational cost of their underlying heuris-
tic methods employed to generate physical quantum circuits
with n qubits, ranging from O(n2) for greedy methods to
O(2n) for SAT solvers. Some dynamic approaches require
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Algorithm 8: A Simple Graph Optimization Algorithm.
Set of qubits to be assigned is I =⋃{ qI};
Construct a graph GH = (V,E ) for target NISQ hardware;
Select initial qubit assignments: qI → qH ∈ V ;
Update qubit sets: H = H ∪ {qH} and I = I/{qI};
for each qi ∈ I do
Select qubit qH ∈ V with shortest path to H;
Assign selected qubits into hardware: qI → qH ;
Update qubit sets: H = H ∪ {qH} and I = I/{qI};
end for
H is the final mapping of qubits to target hardware;
searches for isomorphic subgraphs to their initial qubit allo-
cations to provide diversity in mappings. They typically use
graph matching algorithms (e.g., VF2 algorithm [43]), with
computational complexity of O(n!) for n nodes representing
qubits in a coupling graph of a quantum hardware [90].
D. GRAPH OPTIMIZATION FOR QCC
Background: In graph optimization techniques for QCC,
connectivity of a quantum hardware architecture is modeled
as a graph, where vertices represent qubits and edges are the
connections between them. Graph-based optimization algo-
rithms, including permutation and extraction of subgraphs
with high connectivity, are proposed to determine allocation
of qubits into physical ones.
Algorithm 8 presents a simple qubit mapping algorithm
using graph optimization, where the target hardware is rep-
resented as a graphGwithV vertices denoting the qubits and
E edges the connections among them. First, an initial qubit
is selected in target hardware by a given criteria (e.g., lowest
error rate, and highest number of neighbors). Then, for each
remaining qubit, an assignment is determined by its distance
to already allocated hardware qubits.
Graph Optimization for QCC: Several graph optimization
based heuristics have been proposed for mapping quantum
circuits onto given target hardware. In [48] and [49], quan-
tum gate costs are reduced by an A∗ graph searching algo-
rithm [91]. Using a directed acyclic graph, a quantum circuit
is divided into layers of quantum gates that can be executed in
parallel. For each layer, logical qubits are mapped to physical
ones by means of an exhaustive search while satisfying the
cnot constraints. This solution is analogous to solving a
shortest path problem, where the objective is to minimize the
number of quantum gates.
Error models of quantum circuits can be used to repre-
sent physical characteristics of quantum architectures. For
example, a beam search for QCC, where a graph is explored
by traversing a most promising node at a given point, was
proposed for QCC [50]. This method generates successful
results for small quantum circuits; however, its scalability
to larger circuits is not straightforward. Another graph opti-
mization basedQCC [33] first selects physical qubits with the
lowest cnot error rates for mapping. With Dijkstra’s algo-
rithm [92], it then maps remaining qubits to physical qubits
by selecting paths with the lowest probability of error. A
longer path with more quantum gates can only be selected if
its overall cnot error rate is low. This approach may enhance
the fidelity of a quantum circuit, but it does not address deco-
herence issues, where qubits can retain data only for a limited
time. Therefore, a mapping that considers only quantum er-
ror gates may not satisfy the retention time requirements of
qubits, resulting in target circuits with low fidelity.
Decoherence errors can be incorporated into quantum cir-
cuit mapping by considering both the depth of a quantum cir-
cuit and the cumulative decoherence errors of all qubits [52].
Isomorphic subgraphs of coupling constraints of a quantum
hardware are found to generate possible unique qubit al-
locations within a subgraph that represents multiqubit gate
dependencies. While finding isomorphic subgraphs is an NP-
complete problem [93], its complexity can be reduced in
special cases, for example, in grid-like quantum architec-
tures. An approximation of all unique isomorphic subgraphs
can be generated by extracting rectangle grids from its cou-
pling graph, where each grid contains qubits to implement a
quantum circuit. Within each grid, different permutations of
qubit allocations can be generated. Estimated error rate of a
quantum circuit under each permutation can, then, be used to
select better allocations of physical qubits.
The QCC techniques based on token swapping to reduce
quantum circuit depth and the number of qubits of a target
quantum circuit are examples of graph optimization based
methods [54]. In another method [51], nearest neighbor ar-
chitecture of a quantum circuit is explored using eigenvector
centrality concept of graph theory [94], which ranks qubits
in a coupling graph based on their connectivity with other
qubits. First, the qubit with maximum centrality is selected
and placed at the center of a grid, to which, neighbor qubits
are added at each iteration by prioritizing the ones with
higher centrality.
Edge coloring and maximum subgraph isomorphism tech-
niques are other examples of graph optimization used in
QCC [53]. In these methods, dependency among quantum
operations is represented as a logical data precedence graph,
whereas temporal order of qubits is determined by solving an
edge-coloring problem for the graph representing qubit inter-
actions. Hardware connectivity constraints are modeled as a
color-pairing problem to determine the qubit assignments to
reduce the number of swap operations in a target circuit.
Similar to greedy-based heuristic approaches, the time
complexity of the graph-based QCC approaches is polyno-
mial. For example the time complexity of the beam search is
O(r2 · m+ r3 · b), where r is the number of quantum gates,
m is the number of random initial mappings with which the
search starts, and b is a fixed number that restricts the search
by limiting the width of the graph [50].
VI. EVALUATION OF METHODS AND FUTURE
DIRECTIONS
A quantum algorithm must be compiled into a set of elemen-
tary quantum gates, which are then executed in sequence at
specific times on a NISQ quantum hardware. Current NISQ
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systems have formidable hardware-related challenges in-
cluding limitations on qubit interconnectivity, restrictions on
number of supported basic quantum gates, loss of state infor-
mation in qubits over time due to decoherence, and fluctua-
tions of computation error rates due to noise and latency. Dur-
ing quantum circuit compilation, mapping a quantum circuit
onto a NISQ hardware must satisfy these constraints of an
underlying target quantum architecture. QCC often requires
to modify an original circuit by adding new quantum gates
and auxiliary qubits to generate a feasible quantum circuit
while attempting to keep low error rate and circuit latency.
In this article, we present a survey of AI- and heuristic-
based QCC methods recently reported in the literature. Ge-
netic algorithms, GP, swarm intelligence, and AI planning
are among the popular AI methods employed in QCC.
Among heuristics methods for QCC to generate feasible
quantum circuits are greedy algorithms, satisfiability prob-
lem solvers, dynamic, and graph optimization techniques.
In genetic algorithm based QCC, GA generates candidate
solutions of quantum circuits and evolves these circuit can-
didates within the search space of possible circuits for a
given specific hardware platform. As chromosomes encoding
quantum circuit parameters are evolved by crossover and
mutation operators, fitness function is defined to favor can-
didates with low error rate and latency in generating outputs.
Quantum circuits can be generated and evolved using GP
methods, where chromosomes are program trees represent-
ing circuits. Each candidate program is evaluated with re-
spect to its error rate and latency to determine its fitness.
Reproduction, crossover, and mutation operations evolve the
trees modeling quantum circuits such that, as GP progresses,
better and syntactically correct programs are advanced to
next generations.
Ant colony optimization techniques mimic ants depositing
hormones on ground to mark their paths while roaming for
food. In ACO applications to QCC, ants explore a quantum
hardware architecture modeled as a directed graph to choose
appropriate sequence of quantum gates for mapping. The
most traveled paths by the ants are the fittest and the most
desirable assignments for a given quantum circuit.
AI planning techniques find procedural sequences of steps
to reach predefined goals. AI planning for QCC can identify
conflict-free machine instructions that can be executed in
parallel, where qubits are iteratively inserted into a target
quantum circuit while adhering to physical constraints of a
target NISQ architecture.
Greedy-based heuristics for QCC aim to reduce the depth
and total number of gates in the final circuit by partitioning
a quantum algorithm into smaller and manageable subsets
that can be handled using exhaustive search methods. Most
greedy methods reported for QCC provide locally optimal
solutions and typically cannot handle multiple objectives
simultaneously (e.g., reducing circuit depth, error rate, and
latency).
Satisfiability problem solvers for QCC generate assign-
ments for a set of variables (e.g., qubits and gates) in a given
propositional formula that represents a quantum circuit to
be compiled. The SAT and SMT solvers attempt to increase
quantum circuit reliability by reducing the number of gates
and quantum operations that a target circuit performs. Using
satisfiability problem solvers may result in solutions that are
computationally too expensive for handling large quantum
circuits that are often seen in practical applications.
Dynamic techniques adopted for QCC evaluate outputs of
quantum circuits at runtime. They generate a set of qubit
assignments and gate operations, each of which is then ex-
ecuted multiple times on the target NISQ computer. Distri-
bution of the generated outputs determine the selection of
a particular assignment. First, a set of promising qubit as-
signments for a target NISQ architecture is generated. Each
assignment is then run multiple times at the target NISQ
computer. By merging the output probabilities of different
assignments, probability of generating incorrect outputs can
be reduced. The best performing qubit assignment (i.e., the
mapping that provides the highest fidelity of its outputs com-
pared to the expected results) is then selected to perform
quantum computations. Since dynamic techniques require
repetitive execution of multiple candidate circuits on a given
target NISQ hardware, their usage is limited to those users
who have easy access to quantum computers.
By expressing physical qubits as vertices and connections
between qubits as edges, graph theory based algorithms can
be used to compute preferable qubit assignments for a given
NISQ platform. All qubits can be mapped to graph vertices
either simultaneously or sequentiallywhile considering hard-
ware connectivity constraints. Graph optimization methods
for QCC usually consider only a subset of circuit character-
istics at a time (e.g., either depth, number of gates, or qubit
decoherence), as opposed to evaluating all of them as ought
to be for obtaining an optimum solution.
Table 3 outlines the computational complexities of the
QCC methods analyzed in this survey, pointing to a typi-
cal application that implements each one. We can observe
that the cost of computation for mapping n qubits varies for
different methods from linear to factorial. At the fastest end
of the AI spectrum is the GA-based QCC, whose complex-
ity is bounded by its population size p and the number of
generations g, both of which are selected by the algorithm
designer and stay constant throughout run time. Note that
the impact of fitness function on computational cost, which
requires evaluating a candidate solution on hardware or a
simulator, is not typically significant for all AI methods and,
hence, is not included in boundaries given in Table 3. For
GP, the width w and depth d of BNF rules dominate the
computation cost, both of which are determined by the QCC
designer to improve efficiency of mapping. In ACO, u ants
need to travel t times over c connections of a given hardware,
which increases its cost exponentially. Number of possible
qubit assignments f for each gate in the quantum algorithm
dominates the cost of AI planning methods for QCC.
Among heuristics based QCC in Table 3, the greedy
method is the fastest running one with a cost ofO(n2), where
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TABLE 3. Computation Complexity of AI- and Hueristics-Based QCC Methods
† n is the number of qubits and gates in a given quantum circuit to be mapped by a QCC method. g and p are the number of generations and population size,
respectively, in a GA. w and d are the width and recursion depth of BNF, respectively, used in a GP. u, t and c are the number of artificial ants, the number of
traversals and the number of direct connections among qubits, respectively, used in an ACO algorithm. f is the number of qubit assignments in AI planning
based QCC. r, m and b are the number of gates, initial qubit mappings and the search width in a graph optimization algorithm for QCC, respectively.
the number of qubits n tends to be relatively small for all
currently available hardware platforms. Satisfiability solvers
suffer from exponential grow with respect to n qubits due
to their trail and error nature. Dynamic methods for QCC
depend on other heuristics for their decision making mecha-
nisms, and, hence, their complexities are dictated by the cost
incurred by those underlying heuristics. Graph optimization
based QCC is heavily influenced by not only the depth of
the search algorithm but also its width b and the number of
random mappings m considered for finding an initial assign-
ment.
Selection of a QCC method for a given application de-
pends on multiple factors, including size of the quantum
algorithm, topology of the target quantum architecture, fre-
quency of recompilations, and desired accuracy of the final
circuit. For a quantum algorithm with relatively large num-
ber of qubits, one should avoid selecting methods that grow
exponentially with respect to n (e.g., satisfiability solvers).
Similarly, ACO and graph optimization methods should not
be considered for a target hardware topology with a high de-
gree of connectivity among its physical nodes. It is necessary
to recompile quantum circuits when physical constraints of
the target NISQ computer change. If these changes occur
frequently, it is wise to select a computationally inexpensive
QCC technique so that adequate qubit mappings reflecting
the latest hardware restrictions can be generated promptly.
For such cases, GA and greedy-based QCC methods, which
are among the fastest algorithms listed in Table 3, are the best
candidates. However, it needs to be noted that greedy-based
QCC techniques typically lack the ability to generate optimal
solutions and should be avoided in applications where high
fidelity quantum circuit outputs are essential.
We observe that several AI- and heuristic-based QCC
methods reported in the literature are specifically designed
to work on a particular quantum hardware architecture, in-
cluding grid-based layouts (e.g., [37] and [32]) and nearest
neighbor architectures (e.g., [36], [51], and [30]). Although
they perform well for the target architectures that they were
intended for, such as methods that rely on searching for iso-
morphic subgraphs (e.g., [43], [52], and [44]), it is not clear
how easily they can be adapted to different NISQ platforms
and various types of quantum algorithms. Another major
concern is the scalability of existing QCC techniques. Most
studies use orders-of-magnitude smaller number of gates
than those needed in real-life algorithm implementations. It
is difficult to predict the performance of these techniques
in the presence of hundreds of qubits with their physical
characteristics changing relatively frequently.
It is noteworthy to point out that an additional deficiency
stems from the lack of comprehensive failure models in eval-
uating quantum circuit performance. Current QCC methods
typically rely on simplistic failure models to represent gate,
measurement, and coherence errors, but may not capture
the impact of complicated noise sources on circuit output
fidelity (e.g., crosstalk errors). Incoming QCC methods will
benefit from incorporating recent advances inmodeling noise
sources (e.g., [95] –[97]) into their failure models.
Based on these observations, we believe that there is an
compelling need for mapping quantum circuits to NISQ plat-
forms such that the mapping technique is: i) generic enough
for a broad range of applications; ii) compatible with differ-
ent NISQ hardware; iii) adaptive to frequent changes in ar-
chitectural constraints; and iv) computationally inexpensive.
Next-generation QCC techniques are expected to: i) provide
solutions for different classes of problems; ii) rely on light-
weight algorithms to be efficiently run as often as needed;
iii) generate feasible mappings for a broad range of quantum
architectures; iv) take into account even the most stringent
hardware requirements; and v) deliver solutions satisfying
timing and error requirements.
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